(19) World Intellectual Property Organization International Bureau



. | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 | 1

(43) International Publication Date 12 July 2001 (12.07.2001)

PCT

(10) International Publication Number WO 01/50526 A1

- (51) International Patent Classification7: H01L 23/485, 23/528
- (21) International Application Number: PCT/US00/42277
- (22) International Filing Date:

27 November 2000 (27.11.2000)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

09/475,643

30 December 1999 (30.12.1999) US

- (71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): JASSOWSKI, Michael, A. [US/US]; 4808 East China Hill Road, El Dorado, CA 95623 (US).

- (74) Agents: MALLIE, Michael, J. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).


Published:

- With international search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

[Continued on next page]

(54) Title: OPTIMIZED DRIVER LAYOUT FOR INTEGRATED CIRCUITS WITH STAGGERED BOND PADS

300



(57) Abstract: An embodiment of an integrated circuit die with staggered bond pads and optimized driver layout includes a staggered array of bond pads with an outer ring of bond pads and an inner ring of bond pads. Driver/ESD circuit cells for the outer ring of bond pads are located to the outside of the bond pads (between the outer ring of bond pads and the nearest die edge). The driver/ESD cells for the inner ring of bond pads are located to the inside of the bond pads (between the inner ring of bond pads and the die core).

1/50526 A

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

WO 01/50526 PCT/US00/42277

1

OPTIMIZED DRIVER LAYOUT FOR INTEGRATED CIRCUITS WITH STAGGERED BOND PADS

Field Of The Invention

The present invention pertains to the field of computer systems. More particularly, this invention pertains to the field of integrated circuits with staggered bond pads.

Background of the Invention

Figure 1 shows a cross-sectional view of a portion of a typical ball grid array semiconductor device 100. Among the components of the typical ball grid array semiconductor device 100 is a die 110. The die 110 is coupled to a lead frame 120 via a bond wire 115. Although only a single bond wire is shown in figure 1, a typical semiconductor device may include dozens or hundreds of such bond wires. The lead frame 120 provides electrical pathways from the bond wires to the solder balls 140. Although this example shows only three solder balls, a typical ball grid array semiconductor device may include dozens or hundreds of such solder balls. A solder mask 150 provides electrical isolation between the various solder balls 140. The entire assembly is encapsulated in a plastic casing 130.

Figure 2 is a block diagram of a portion of a prior integrated circuit die with staggered bond pads. The staggered bond pads are represented by blocks 210 through 217. The bond pads are arrayed in close proximity to the edge of the die (indicated by line 260). Although only eight bond pads are depicted in figure 2, a typical prior integrated circuit with staggered bond pads may include hundreds of such bond pads. The bond pads 210 through 217 when assembled into a complete semiconductor device would be connected to a lead frame via bond wires, as seen in the example of figure 1.

The bond pads 210 through 217 are electrically coupled to a series of driver/ESD circuit cells 220 through 227. The term "ESD" refers to "electrostatic discharge". The driver/ESD cells 220 through 227 provide drive strength for output signals, receive input signals, and also provide ESD protection. The driver/ESD cells 220 through 227 are coupled to the bond pads 210 through 217 via metal connections. Two of the metal connections are labeled 240 and 247. Metal connection 240 connects bond pad 210 to driver/ESD cell 220, and metal connection 247 connects bond pad 217 to driver/ESD cell

#SDOCID: <WO_____0150526A1_I_>

227. The driver/ESD cells 220 through 227 are connected to a series of pre-driver cells 230 through 237. These cells serve to couple the driver/ESD cells with the circuitry located at the die core.

Because the bond pads 210 through 217 are arranged in a staggered array, with an inner ring including bond pads 211, 213, 215, and 217 and with an outer ring including bond pads 210, 212, 214, and 216, the metal connections to the outer ring bond pads must be routed between the inner ring bond pads.

It is often advantageous for a semiconductor device manufacturer to reduce the size of a die in an effort to produce more devices per wafer, thus reducing manufacturing costs per device. If the number of bond pads on the die is not to decrease, then the bond pads must be placed in closer proximity one to another when the size of the die is reduced. This, in turn, results in a more narrow metal connection between the driver/ESD cells and the bond pads in the outer ring. Also, the width of the driver/ESD cells is reduced.

Several problems can arise as the width of the metal connections between the driver/ESD cells and the bond pads in the outer ring is reduced. A more narrow metal connection results in greater electrical resistance. The narrow connection may not be able to handle large currents that may occur as a result of an ESD event. The narrow metal connection may also experience electro-migration, which is a gradual erosion of the metal resulting in eventual circuit failure. One potential solution to the narrow metal connection problem may be to route additional metal on layers below the inner row of bond pads, but this potential solution raises a manufacturing problem of dielectric material that is typically deposited between metal layers cracking below the bond pads during installation of the bond wires.

In addition to the problems raised due to a reduction in width of the metal connections between the driver/ESD cells and the bond pads in the outer ring, a reduction in the width of the driver/ESD cells may make implementation of ESD protection structures within the driver/ESD cells more problematic.

WO 01/50526 PCT/US00/42277

Brief Description of the Drawings

The invention will be understood more fully from the detailed description given below and from the accompanying drawings of embodiments of the invention which, however, should not be taken to limit the invention to the specific embodiments described, but are for explanation and understanding only.

Figure 1 is a cross-sectional view of a typical ball grid array semiconductor device.

Figure 2 is a block diagram of a portion of a prior art semiconductor die.

Figure 3 is a block diagram of a portion of an embodiment of a semiconductor die configured in accordance with the invention.

Figure 4 is a flow diagram of an embodiment of a method for optimizing driver layout for integrated circuits with staggered bond pads.

Detailed Description

An embodiment of an integrated circuit die with staggered bond pads and optimized driver layout includes a staggered array of bond pads with an outer ring of bond pads and an inner ring of bond pads. Driver/ESD circuit cells for the outer ring of bond pads are located to the outside of the bond pads (between the outer ring of bond pads and the nearest die edge). The driver/ESD cells for the inner ring of bond pads are located to the inside of the bond pads.

Figure 3 is block diagram of an embodiment of a staggered bond pad integrated circuit die 300 with optimized driver layout. The die 300 includes pre-driver/receiver circuit cells 330 through 337. The pre-driver/receiver cells 330 through 337 provide communication between the die core and a series of driver/ESD circuit cells 320 through 327. The driver/ESD circuit cells 320 through 327 provide drive strength, receive incoming signals, and provide ESD protection. The driver/ESD circuit cells 320 through 327 are coupled to bond pads 310 through 317. The driver/ESD circuit cells and the bond pads are connected via a series of metal connections, two of which are labeled 340 and 347. Although only eight bond pads, eight driver/ESD cells, and eight pre-driver/receiver cells are shown in figure 3 in order to avoid obscuring the invention, embodiments of the invention are possible with many more bond pads, driver/ESD cells,

ISDOCID: <WO____0150526A1_I_>

and pre-driver/receiver cells. Further, the driver/ESD cells 320 through 327 are meant to represent a broad range of possible input/output cell circuits.

The driver/ESD cells 320, 322, 324, and 326 are located to the outside of the bond pads 310 through 317. That is, the driver/ESD cells 320, 322, 324, and 326 are located between the bond pads 310, 312, 314, and 316 and the die edge 360. This driver/ESD cell layout has the advantage of allowing the metal connections between the bond pads 310, 312, 314, and 316 and their associated driver/ESD cells 320, 322, 324, and 326 to be as wide as the metal connections between the bond pads 311, 323, 325, and 327 and their associated drive/ESD cells 321, 323, 325, and 327. These metal connections may have a width of 80 microns, although other embodiments are possible with other metal connection widths. The driver/ESD layout of this example embodiment also allows the driver/ESD cells to have widths greater than those possible with prior integrated circuits.

The pre-driver/receiver cells 330 through 337 are electrically connected to the driver/ESD cells 320 through 327 by way of a series of electrically conductive paths, two of which have been labeled in figure 3 as 350 and 357. These electrically conductive paths may have a width of approximately 1 to 2 microns, although other embodiments are possible with other widths. The electrically conductive paths connecting predriver/receiver cells 330, 332, 334, and 336 to driver/ESD cells 320, 322, 324, and 326 may be routed between the bond pads 310 through 317 and between the driver/ESD cells 321, 323, 325, and 327. It is also possible to route these electrically conductive paths on another layer underneath the driver/ESD and bond pad structures. Because the electrically conductive paths between the pre-driver cells 330, 332, 334, and 336 and the driver/ESD cells 320, 322, 324, and 326 are relatively narrow, perhaps 1 or 2 microns in width, the electrically conductive paths may be routed underneath the bond pads without creating an additional risk of cracking inter layer dielectric material during installation of bond wires. Further, although figure 3 shows only one electrically conductive path between each pre-driver/receiver cell and its associated driver/ESD cell, other embodiments are possible with more than one electrically conductive path between each pre-driver/receiver cell and its associated driver/ESD cell.

WO 01/50526 PCT/US00/42277

5

Figure 4 is a flow diagram of an embodiment of a method for optimizing driver cell layout in a staggered bond pad integrated circuit. At step 410, a plurality of bond pads on a die are configured into an array. At step 420, a first plurality of driver cells are placed to the outside of the plurality of bond pads. That is, the first plurality of driver cells are situated between the bond pads and the nearest edge of the die. At step 430, a second plurality of driver cells are placed to the inside of the plurality of bond pads. That is, the second plurality of driver cells are situated between the bond pads and the die core.

In the foregoing specification the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than in a restrictive sense.

6 <u>Claims</u>

What is claimed is:

- 1. An apparatus, comprising:
- a plurality of bond pads configured in an array;
- a first plurality of driver cells located to the outside of the plurality of bond pads; and
- a second plurality of driver cells located to the inside of the plurality of bond pads.
- 2. The apparatus of claim 1, wherein the plurality of bond pads are configured in a staggered array.
- 3. The apparatus of claim 2, further comprising a plurality of pre-drive cells located to the inside of the second plurality of driver cells.
- 4. The apparatus of claim 3, wherein the plurality of bond pads are configured in a staggered array including an inner ring and an outer ring of bond pads.
- 5. The apparatus of claim 4, further comprising a plurality of metal connections, each of the plurality of metal connections to couple one of the first and second pluralities of driver cells to one of the plurality of bond pads.
- 6. The apparatus of claim 5, further comprising a plurality of conductive interconnects, each of the plurality of pre-driver cells coupled to one of the first and second pluralities of driver cells by at least one of the plurality of conductive interconnects.
- 7. The apparatus of claim 6, each the plurality of conductive interconnects substantially more narrow in width than each of the plurality of metal connections.

\SDOCID: <WO 0150526A1 | >

- 8. The apparatus of claim 7, the first and second pluralities of driver cells each having a width of approximately 80 microns.
 - 9. A semiconductor device, comprising:
 - a die including
 - a plurality of bond pads configured in an array,
 - a first plurality of driver cells located to the outside of the plurality of bond pads, and
 - a second plurality of driver cells located to the inside of the plurality of bond pads; and
 - a lead frame including a plurality of lead fingers, the plurality of lead fingers coupled the plurality of bond pads by a plurality of bond wires.
- 10. The semiconductor device of claim 9, wherein the plurality of bond pads are configured in a staggered array.
- 11. The semiconductor device of claim 10, further comprising a plurality of predrive cells located to the inside of the second plurality of driver cells.
- 12. The semiconductor device of claim 11, wherein the plurality of bond pads are configured in a staggered array including an inner ring and an outer ring of bond pads.
- 13. The semiconductor device of claim 12, further comprising a plurality of metal connections, each of the plurality of metal connections to couple one of the first and second pluralities of driver cells to one of the plurality of bond pads.
- 14. The semiconductor device of claim 13, further comprising a plurality of conductive interconnects, each of the plurality of pre-driver cells coupled to one of the first and second pluralities of driver cells by at least one of the plurality of conductive interconnects.

- 15. The semiconductor device of claim 14, each the plurality of conductive interconnects substantially more narrow in width than each of the plurality of metal connections.
- 16. The semiconductor device of claim 15, the first and second pluralities of driver cells each having a width of approximately 80 microns.
- 17. A method, comprising: configuring a plurality of bond pads on a die in an array; placing a first plurality of driver cells to the outside of the plurality bond pads; and

placing a second plurality of driver cells to the inside of the plurality of bond pads.

- 18. The method of claim 17, wherein configuring the plurality of bond pads in an array includes configuring the plurality of bond pads in a staggered array.
- 19. The method of claim 18, further comprising placing a plurality of pre-driver cells to the inside of the plurality of bond pads.
- 20. The method of claim 19, further comprising electrically coupling each of the plurality of pre-driver cells to one of the first and second plurality of driver cells.
- 21. The method of claim 20, further comprising connecting each of the plurality of bond pads to one of a plurality of lead fingers on a lead frame.




Figure 1 - Prior Art

<u>200</u>




Figure 2 – Prior Art

<u> 300</u>




Figure 3




Figure 4

SDOCID: <WO____0150526A1_i_>

INTERNATIONAL SEARCH REPORT

International Alication No PCT/US 00/42277

<u>.</u>	CLASSIFICATION	OF SUBJECT	MATTER	4 4
	C 7 H01	L23/485	H01L2	3/528

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) IPC 7 - H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC, COMPENDEX

C. DOCUMENTS CONSIDERED TO BE RELEVANT							
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.					
X ·	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 09,	1-21					
	30 July 1999 (1999-07-30) -& JP 11 121498 A (ROHM CO LTD), 30 April 1999 (1999-04-30)	a c					
P,X	abstract; figures 1-4 -& US 6 091 089 A (HIRAGA NORIAKI) 18 July 2000 (2000-07-18)	1-21					
	figures 1-4 column 3, line 49 -column 6, line 18						
	-/- -						
I							
		1					
, *							

Further documents are listed in the continuation of box C.	Patent family members are listed in annex.		
Special categories of cited documents: A document defining the general state of the an which is not considered to be of particular relevance earlier document but published on or after the international	*T* later document published after the international filling date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention		
filing date "I" document which may throw doubts on priority claim(s) or	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone		
which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed, invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-		
O document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filling date but	ments, such combination being obvious to a person skilled in the art.		
later than the priority date claimed Date of the actual completion of the international search	*&* document member of the same patent family Date of maiting of the international search report		
12 June 2001	22/06/2001		
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk	Authorized officer		
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Polesello, P		

Form PCT/ISA/210 (second sheet) (July 1992)

1

INTERNATIONAL SEARCH REPORT

International Jication No PCT/US 00/42277

C.(Continua	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
ategory °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
		neievani 10 Ciaim No.
(PATENT ABSTRACTS OF JAPAN	1.0
` ·	vol. 015, no. 299 (E-1095),	1,2
	30 July 1991 (1991-07-30)	
-	-& JP 03 106043 A (NEC IC MICROCOMPUT SYST	
i	LTD), 2 May 1991 (1991-05-02)	90
\ j	abstract; figures 1,2	4,5,
		7-10,12,
		13,
		15-18,21
:	US 5 581 109 A (HAYASHI KUNIYUKI ET AL)	
*	3 December 1996 (1996-12-03)	1,2
1	figures 5,6,10	
1	column 5, line 52 -column 8, line 3	
- 1	column 9, line 51 -column 10, line 37	
·		3–21
	ED 0 007 000 4 (MOTODOL - TWO)	
	EP 0 687 068 A (MOTOROLA INC)	3,6-8,
	13 December 1995 (1995-12-13)	11,
		14-16,
	figures 1-7	19,20
1	column 1, line 9 -column 8, line 27	
-	US 5 818 114 A (PENDSE RAJENDRA D ET AL)	1-21
]	6 October 1998 (1998-10-06)	
	figures 3,5-9	
	column 3, line 50 - line 61	
1	column 4, line 10 -column 7, line 40	0.00
		*
		in the state of t
j		54
1	* 1	
ľ		

j		4
·		
.		
		*
		-
		•
• }	·	
1		

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

1

INTERNATIONAL SEARCH REPORT

information on patent family members

PCT/US 00/42277

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 11121498 A	30-04-1999	US 6091089 A	18-07-2000
JP 03106043 A	02-05-1991	NONE	
US 5581109 A	03-12-1996	JP 7263628 A KR 147920 B	13-10-1995 01-08-1998
EP 0687068 A	13-12-1995	JP 7335834 A US 5705941 A	22-12-1995 06-01-1998
US 5818114 A	06-10-1998	NONE	

Form PCT/ISA/210 (patent tamily annex) (July 1992)

THIS PAGE BLANK (USPTO)